Timing Diagram
A diagram that reflects the relative time intervals of the signals on he external buses with respect to the processor clock pulses.
A diagram that reflects the relative time intervals of the signals on he external buses with respect to the processor clock pulses.
No comments:
Post a Comment